NB3L204K
4 HCSL Fanout Buffer
制造商:ON
产品信息
The NB3L204K is a differential 1:4 Clock fanout buffer withHigh−speed Current Steering Logic (HCSL) outputs. Inputs candirectly accept differential LVPECL, LVDS, and HCSL signals.Single−ended LVPECL, HCSL, LVCMOS, or LVTTL levels areaccepted with a proper external Vth reference supply per Figures 4and 6. The input signal will be translated to HCSL and provides fouridentical copies operating up to 350 MHz.The NB3L204K is optimized for ultra−low phase noise, propagationdelay variation and low output–to–output skew, and is DB400Hcompliant. As such, system designers can take advantage of theNB3L204K’s performance to distribute low skew clocks across thebackplane or the motherboard making it ideal for Clock and Datadistribution applications such as PCI Express, FBDIMM, Networking,Mobile Computing, Gigabit Ethernet, etc.Output drive current is set by connecting a 475resistor fromIREF (Pin 14) to GND per Figure 11. Outputs can also interface toLVDS receivers when terminated per Figure 12.
- Maximum Input Clock Frequency > 350 MHz
- 2.5 V ±5% / 3.3 V ±10% Supply Voltage Operation
- 4 HCSL Outputs
- DB400H Compliant
- Individual OE Control Pin for Each Bank of Outputs
- 100 ps Max Output−to−Output Skew Performance
- 1 ns Typical Propagation Delay
- 450 ps Typical Rise and Fall Times
- 80 fs Maximum Additive Phase Jitter RMS
技术资料
应用案例
【分享】LPWAN技术之——NB-IoT
2023-04-15
FMC子卡设计原理图:FMCJ456-基于JESD204B的2路3GspsAD 2路3Gsps DA
2023-01-06
NB3N3020 高精确度、低相位噪声、可编程时钟乘法器
2008-10-29
3L465构成中频信号发生器电路
2011-10-14
Central采用SOD-882L封装的CFSH2-3L低VF肖特基二极管
2011-10-20
JEDEC发布DDR3存储器标准的DDR3L规范
2010-08-05
带你走进“联发科技校园软件大赛”:优胜奖“3L”
2018-06-23
Vishay发布新款MOS势垒肖特基整流器VSSAF3L45
2012-12-06