MC74VHCT138A
3-to-8 Line Decoder
制造商:ON
产品信息
The MC74VHCT138A is an advanced high speed CMOS 3-to-8 decoder fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.
When the device is enabled, three Binary Select inputs (A0 - A2) determine which one of the outputs (Y0 - Y7) will go Low. When enable input E3 is held Low or either E2bar or E1bar is held High, decoding function is inhibited and all outputs go high. E3, E2bar, and E1bar inputs are provided to ease cascade connection and for use as an address decoder for memory systems.
The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3V to 5.0V, because they have full 5V CMOS level output swings.
The VHCT138A input structures provide protection when voltages between 0V and 5.5V are applied, regardless of the supply voltage. The output structures also provide protection when V
= 0V. These input and output structures help prevent device destruction caused by supply voltage - input/output voltage mismatch, battery backup, hot insertion, etc.
When the device is enabled, three Binary Select inputs (A0 - A2) determine which one of the outputs (Y0 - Y7) will go Low. When enable input E3 is held Low or either E2bar or E1bar is held High, decoding function is inhibited and all outputs go high. E3, E2bar, and E1bar inputs are provided to ease cascade connection and for use as an address decoder for memory systems.
The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3V to 5.0V, because they have full 5V CMOS level output swings.
The VHCT138A input structures provide protection when voltages between 0V and 5.5V are applied, regardless of the supply voltage. The output structures also provide protection when V
= 0V. These input and output structures help prevent device destruction caused by supply voltage - input/output voltage mismatch, battery backup, hot insertion, etc.
- High Speed: t
- = 7.6ns (Typ) at V
- = 5V
- Low Power Dissipation: I
- = 4
- A (Max) at T
- = 25°C
- TTL-Compatible Inputs: V
- = 0.8V; V
- = 2.0V
- Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Designed for 4.5V to 5.5V Operating Range
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300mA
- ESD Performance: HBM > 2000V; Machine Model > 200V
- Chip Complexity: 122 FETs or 30.5 Equivalent Gates
- Pb-Free Packages are Available*
应用案例
预防MCU或FPGA等可编程器件程序失效的电源保护电路
2020-09-16
74LS138译码器实现流水灯的控制
2022-10-12
138译码器的工作原理_138译码器的作用
2020-04-24
74hc138组成16线译码器的做法介绍 浅析74hc138译码器16线做法
2018-08-08
利用74LS138实现逻辑函数式Y的逻辑功能
2023-03-23
如何用74HC138译码器设计一个全加器? 详解74HC138设计全加器电路
2018-08-08
基于74hc138译码器实验分析 详解74hc138译码器实验
2018-08-07
74hc138电路图汇总分析 74hc138在电路中的作用
2018-08-07