MC10EP29
3.3 V / 5.0 V ECL Dual Differential Clock/Data D Flip-Flop With Set and Reset
制造商:ON
产品信息
The MC10/100EP29 is a dual master-slave flip flop. The device features fully differential Data and Clock inputs as well as outputs. The MC10/100EP29 is functionally equivalent to the MC10/100EL29. Data enters the master latch when the clock is LOW and transfers to the slave upon a positive transition on the clock input.
The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the Dbar input will pull down to V
and the Dbar input will bias around V
/2. The outputs will go to a defined state, however the state will be random based on how the flip flop powers up.
Both flip flops feature asynchronous, overriding Set and Reset inputs. Note that the Set and Reset inputs cannot both be HIGH simultaneously.
The V
pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
as a switching reference voltage. V
may also rebias AC coupled inputs. When used, decouple V
and V
via a 0.01uF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
should be left open.
The 100 Series Contains Temperature Compensation
The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the Dbar input will pull down to V
and the Dbar input will bias around V
/2. The outputs will go to a defined state, however the state will be random based on how the flip flop powers up.
Both flip flops feature asynchronous, overriding Set and Reset inputs. Note that the Set and Reset inputs cannot both be HIGH simultaneously.
The V
pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
as a switching reference voltage. V
may also rebias AC coupled inputs. When used, decouple V
and V
via a 0.01uF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
should be left open.
The 100 Series Contains Temperature Compensation
- Maximum Frequency > 3 GHz Typical
- 500 ps Typical Propagation Delays
- PECL Mode Operating Range: V
- = 3.0 V to 5.5 V with V
- = 0 V
- NECL Mode Operating Range: V
- = 0 V with V
- = -3.0 V to -5.5 V
- Open Input Default State
- Safety Clamp on Inputs
- These are Pb−Free Devices
电路图、引脚图和封装图
技术资料
应用案例
飞思卡尔MC56F8013解密成功,MC56F系列芯片解密
2022-10-15
三星Galaxy S10系列获得15W无线快充,搭配EP-N5200才能使用
2020-01-02
京瓷分立式半导体SMD封装产品EP/EC/NS系列更新 助力小型化
2022-08-19
利用FPGA器件FLEX EP10K50芯片实现DDS电路的设计
2020-08-08
基于FPGA EP1K10QC208-3芯片实现256级灰度LED点阵屏控制系统的设计
2020-06-10
MC_VelocityProfile概念介绍
2023-03-08
PMC率先推出支持对称模式的端到端10G-EPON系统级芯片
2012-03-12
高性能电机控制单片机— dsPIC33EP256MC506 系列
2018-06-08