MC100LVEL31
ECL D Flip-Flop with Set and Reset
制造商:ON
产品信息
The MC100LVEL31 is a D flip-flop with set and reset. The device is functionally equivalent to the EL31 device but operates from a 3.3V supply.With propagation delays and output transition times essentially equivalent to the EL31, the LVEL31 is ideally suited for those applications which require the ultimate in AC performance at low power supply voltages.
Both set and reset inputs are asynchronous, level triggered signals. Data enters the master portion of the flip-flop when clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock.
Both set and reset inputs are asynchronous, level triggered signals. Data enters the master portion of the flip-flop when clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock.
- 475ps Propagation Delay
- 2.9GHz Toggle Frequency
- ESD Protection: >4 KV HBM, >200 V MM
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: V
- = 3.0 V to 3.8 V with V
- = 0 V
- NECL Mode Operating Range: V
- = 0 V with V
- = -3.0 V to -3.8 V
- Internal Input Pulldown Resistors
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1
- For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 121 devices
- Pb-Free Packages are Available
电路图、引脚图和封装图
在线购买
型号:MC100LVEL31DTG
描述:-
型号:MC100LVEL31DTR2G
描述:-
型号:MC100LVEL31DR2G
描述:-
型号:MC100LVEL31DG
描述:-
技术资料
应用案例
MC/DC:与100%覆盖率的斗争
2022-11-05
中国联通已在全球共设置了31个分支机构和超过100个POP点
2019-04-16
MC/DC:与100%覆盖率的斗争
2022-11-05
深入解析SN65LVEL11:高性能1:2 ECL扇出缓冲器
2025-12-25
探索 onsemi MC100LVEL34:低偏斜时钟生成芯片的秘密
2026-08-26
深入剖析 onsemi MC100LVEL39:低偏斜时钟生成芯片的卓越之选
2026-08-26
深入剖析 onsemi MC100LVEL32:3.3 V ECL ÷2 分频器的卓越性能与应用
2026-08-26
onsemi MC100LVEL33:3.3V ECL ÷4 分频器的详细解析
2026-08-26

