MC100LVEL29
ECL Dual Differential Clock/Data D Flip-Flop with Set and Reset
制造商:ON
产品信息
The MC100LVEL29 is a dual master-slave flip flop. The device features fully differential Data and Clock inputs as well as outputs. The MC100LVEL29 is pin and functionally equivalent to the MC100EL29. Data enters the master latch when the clock is LOW and transfers to the slave upon a positive transition on the clock input.
The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to V
and the Dbar input will bias around V
/2. The outputs will go to a defined state, however the state will be random based on how the flip flop powers up.
Both flip flops feature asynchronous, overriding Set and Reset inputs. Note that the Set and Reset inputs cannot both be HIGH simultaneously.
The V
pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
as a switching reference voltage. V
may also rebias AC coupled inputs. When used, decouple V
and V
via a 0.01 F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
should be left open.
The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to V
and the Dbar input will bias around V
/2. The outputs will go to a defined state, however the state will be random based on how the flip flop powers up.
Both flip flops feature asynchronous, overriding Set and Reset inputs. Note that the Set and Reset inputs cannot both be HIGH simultaneously.
The V
pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
as a switching reference voltage. V
may also rebias AC coupled inputs. When used, decouple V
and V
via a 0.01 F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
should be left open.
- 1100MHz Flip-Flop Toggle Frequency
- ESD Protection: >2 KV HBM
- 580 ps Typical Propagation Delays
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: V
- = 3.0 V to 3.8 V with V
- = 0 V
- NECL Mode Operating Range: V
- = 0 V with V
- = -3.0 V to -3.8 V
- Internal Input Pulldown Resistors
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Flammability Rating: UL-94 code V-0 @ 1Ǟ", Oxygen Index 28 to 34
- Transistor Count = 313 devices
- Pb-Free Packages are Available
电路图、引脚图和封装图
技术资料
应用案例
深入剖析MC100EP196:3.3V ECL可编程延迟芯片
2026-03-19
探索 onsemi MC100LVEL01:高性能 3.3V ECL 4 - 输入 OR/NOR 门的卓越之旅
2026-08-27
深度解析MC100LVEL16:3.3V ECL差分接收器的卓越性能与应用潜力
2026-03-13
深入解析 onsemi MC100LVEL05:高性能低电压逻辑门的理想之选
2026-08-27
深入剖析 onsemi MC100LVEL29:3.3V ECL 双差分数据与时钟 D 触发器
2026-08-27
探索MC100LVEL31:3.3V ECL D触发器的卓越性能
2026-08-27
onsemi MC100LVEL14:低偏差时钟分配芯片的卓越之选
2026-08-26
探索 MC100LVEL16:3.3V ECL 差分接收器的卓越性能
2026-08-26

