MC100LVEL05
ECL 2-Input Differential AND/NAND Gate
制造商:ON
产品信息
The MC100LVEL05 is a 2-input differential AND/NAND gate. The device is functionally equivalent to the MC100EL05 device and operates from a 3.3V supply voltage. With propagation delays and output transition times equivalent to the EL05, the LVEL05 is ideally suited for those applications which require the ultimate in AC performance at low voltage power supplies.
Because a negative 2-input NAND is equivalent to a 2-input OR function, the differential inputs and outputs of the device allows the LVEL05 to also be used as a 2-input differential OR/NOR gate.
Because a negative 2-input NAND is equivalent to a 2-input OR function, the differential inputs and outputs of the device allows the LVEL05 to also be used as a 2-input differential OR/NOR gate.
- 340ps Propagation Delay
- High Bandwidth Output Transitions
- ESD Protection: >4 KV HBM, >200 V MM
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: V
- = 3.0 V to 3.8 V with V
- = 0 V
- NECL Mode Operating Range: V
- = 0 V with V
- = -3.0 V to -3.8 V
- Internal Input Pulldown Resistors
- Q Output will Default LOW with All Inputs Open or at V
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1
- For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 69 devices
- Pb-Free Packages are Available
电路图、引脚图和封装图
在线购买
型号:MC100LVEL05DTG
描述:-
型号:MC100LVEL05DTR2G
描述:-
型号:MC100LVEL05DR2G
描述:-
型号:MC100LVEL05DG
描述:-
技术资料
应用案例
Vishay推出高精度薄膜片式电阻100 W~3.05MW阻值范围内TCR可达±2 ppm/C
2021-05-18
dacom l05如何连接
2024-01-08
MC/DC:与100%覆盖率的斗争
2022-11-05
MC/DC:与100%覆盖率的斗争
2022-11-05
深入剖析2.5 V/3.3 V ECL差分接收器/驱动器MC10LVEP16和MC100LV
2026-04-12
STM32L053C8 MCU上的低功耗模式详解
2020-11-09
深入解析SN65LVEL11:高性能1:2 ECL扇出缓冲器
2025-12-25
解析MC100LVEL90:ECL到LVPECL的高效转换方案
2026-08-28

