MC100EP35
ECL JK Flip-Flop
制造商:ON
产品信息
The MC10EP35 is a higher speed/low voltage version of the EL35 JK flip flop. The JK data enters the master portion of the flip flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The reset pin is asynchronous and is activated with a logic HIGH.
The 100 Series contains temperature compensation.
The 100 Series contains temperature compensation.
- 410 ps Propagation Delay
- Maximum Frequency > 3 GHz Typical
- PECL Mode Operatio Range: V
- = 3.0 V to 5.5 V with V
- = 0 V
- NECL Mode Operating Range:V
- = 0 V with V
- = -3.0V to -5.5V
- Open Input Default State
- Q Output will default LOW with inputs open or at V
- Pb-Free Packages are Available
电路图、引脚图和封装图
技术资料
应用案例
高性能电机控制单片机— dsPIC33EP256MC506 系列
2018-06-08
REP023: 从350MHz变频至3.5GHz具有9dB增
2008-09-18
基于FPGA和EP1K100Q208芯片的正码速调整的设计
2018-12-30
基于ARM处理器及MC35i的M2M终端总体设计
2010-11-27
GPRS无线通信模块MC35i及其设计
2011-09-08
EPC发布了新款350V GaN功率晶体管EPC2050
2018-05-26
dsPIC33EP GS系列是Microchip新一代16-bit高性能MCU
2018-07-03
EPSON - XV-3500CB 角速度传感器
2010-01-09