MC100EP29
ECL Dual Differential Clock/Data D Flip-Flop With Set and Reset
制造商:ON
产品信息
The MC10/100EP29 is a dual master-slave flip flop. The device features fully differential Data and Clock inputs as well as outputs. The MC10/100EP29 is functionally equivalent to the MC10/100EL29. Data enters the master latch when the clock is LOW and transfers to the slave upon a positive transition on the clock input.
The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the Dbar input will pull down to V
and the Dbar input will bias around V
/2. The outputs will go to a defined state, however the state will be random based on how the flip flop powers up.
Both flip flops feature asynchronous, overriding Set and Reset inputs. Note that the Set and Reset inputs cannot both be HIGH simultaneously.
The V
pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
as a switching reference voltage. V
may also rebias AC coupled inputs. When used, decouple V
and V
via a 0.01uF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
should be left open.
The 100 Series Contains Temperature Compensation
The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the Dbar input will pull down to V
and the Dbar input will bias around V
/2. The outputs will go to a defined state, however the state will be random based on how the flip flop powers up.
Both flip flops feature asynchronous, overriding Set and Reset inputs. Note that the Set and Reset inputs cannot both be HIGH simultaneously.
The V
pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
as a switching reference voltage. V
may also rebias AC coupled inputs. When used, decouple V
and V
via a 0.01uF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
should be left open.
The 100 Series Contains Temperature Compensation
- Maximum Frequency > 3 GHz Typical
- 500 ps Typical Propagation Delays
- PECL Mode Operating Range: V
- = 3.0 V to 5.5 V with V
- = 0 V
- NECL Mode Operating Range: V
- = 0 V with V
- = -3.0 V to -5.5 V
- Open Input Default State
- Safety Clamp on Inputs
- These are Pb−Free Devices
电路图、引脚图和封装图
技术资料
应用案例
MC/DC:与100%覆盖率的斗争
2022-11-05
Onsemi MC10EP57和MC100EP57:高性能差分复用器的技术剖析
2026-08-28
dsPIC33EP GS系列是Microchip新一代16-bit高性能MCU
2018-07-03
Onsemi MC10EP05和MC100EP05:高性能2输入差分与/与非门解析
2026-08-27
2018全球Top 1000 计算机科学家,29位中国科学家上榜
2018-07-05
Onsemi MC10EP105/MC100EP105:高性能ECL逻辑门的详细解析
2026-08-27
MC/DC:与100%覆盖率的斗争
2022-11-05
深入解析 onsemi MC10EP29/MC100EP29 ECL 双差分数据时钟 D 触
2026-08-27

